From Python to silicon


This page outlines the design of the FPGA logic.

The colors indicate which blocks have been complete or there status.

  • Green block is complete
  • Orange block is in development
  • Red block not started
users/cfelton/projects/usb_hdl.txt · Last modified: 2009/08/19 10:54 by cfelton
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Share Alike 3.0 Unported
Recent changes RSS feed Donate Powered by PHP Valid XHTML 1.0 Valid CSS Driven by DokuWiki