From Python to silicon
 

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

why [2012/05/14 19:23]
jandecaluwe [You're confused about signed arithmetic in Verilog]
why [2012/05/14 19:26] (current)
jandecaluwe [You're confused about signed arithmetic in Verilog]
Line 207: Line 207:
 thereby automating a cumbersome task. thereby automating a cumbersome task.
  
-===== You're confused about signed arithmetic in Verilog =====+===== You are confused about signed arithmetic in Verilog =====
  
 Signed arithmetic in Verilog can be quite confusing. The reason Signed arithmetic in Verilog can be quite confusing. The reason
why.txt ยท Last modified: 2012/05/14 19:26 by jandecaluwe
 
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Share Alike 3.0 Unported
Recent changes RSS feed Donate Powered by PHP Valid XHTML 1.0 Valid CSS Driven by DokuWiki